GaN metal-oxide-semiconductor-heterojunction-field-effect transistor (MOS-HFET) devices for use in high-voltage power and RF applications. Accurate characterization of interface traps is essential toward developing an understanding of the reliability issues associated with this system and to evaluate the effectiveness of different dielectrics proposed for use in the gate-stack or the passivation of the access regions. Using small-signal equivalent circuit models and TCAD simulations, it is found that conductance and capacitance methods for trap density estimation potentially have severely constrained detection limits and can probe only shallow traps. In contrast, a pulsed-IV method, used along with UV irradiation, can accurately detect a wide range of trap densities over the entire wide bandgap. The effectiveness of this method is also experimentally demonstrated using an AlGaN/GaN MOS-HFET device with HfAlO gate dielectric.
I. INTRODUCTION

H
IGH critical electric field with high electron mobility makes GaN-based heterojunction-field-effect transistors (HFETs) very attractive for high-voltage power and RF applications [1] . However, reliability is a critical concern preventing their widespread adoption. Different dielectrics have been explored in the access region for surface passivation and improvement of dynamic reliability [2] - [5] . Further, gate dielectrics have been used to reduce gate leakage and improve long-term reliability [3] , [6] - [9] . In either case, an accurate assessment of traps at the interface between the dielectric and the barrier material is necessary to evaluate the effectiveness and reliability of the dielectric.
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Digital Object Identifier 10.1109/TED. 2014.2382677 measurements are often replicated on the GaN metaloxide-semiconductor HFET (MOS-HFET) system [7] - [12] . These methods were originally developed for the SiO 2 /Si MOS system, where it was reasonable to assume relatively slow variations of trap capture cross sections and energy distributions [13] . In contrast, dielectrics on III-V semiconductor systems have often shown very high and rapidly varying density of states and capture cross sections, especially near band edges [14] . Therefore, these methods are potentially prone to significant error when used on GaN. For a wide bandgap system, additional care is needed to ensure that the sweep measurements are slow enough for deeper traps to achieve quasi-steady state before the ac measurement is taken. Most importantly, in the GaN MOS-HFET system, the dielectric/barrier interface that contains the traps responding to the ac voltage is separated from the barrier/GaN interface which hosts the 2-D electron gas (2-DEG) underneath. This structural difference compared with the SiO 2 /Si MOS system behooves a critical investigation into the accuracy of these methodologies when used with the GaN MOS-HFET system. Even at elevated temperatures, electrical measurements are restricted to probing shallow traps within ∼1 eV away from the conduction band (E C ) [15] . To probe interface traps deeper in the bandgap, optical methods like deep level optical spectroscopy are often used [15] , which requires sophisticated instrumentation. Although a simpler CV-based methodology employing a generic UV light source has been used to probe deeper traps on GaN MOS capacitors [22] , even a thin AlGaN barrier (>1 nm) inserted between the dielectric and GaN restricts the energy depth and the accuracy of the method due to screening by the 2-DEG [23] . Recently, we proposed and demonstrated a novel methodology using pulsed-IV (PIV) measurements in UV for electrical characterization of both shallow and deep traps on a typical AlGaN/GaN MOS-HFET [16] . However, a critical assessment of its accuracy in comparison with the traditional capacitance and conductance-based techniques on MOS-HFETs is essential. In this paper, we use analytical models and TCAD simulations to theoretically compare the accuracy limits of capacitance, conductance, and PIV techniques for the GaN MOS-HFET system. Further, we propose significant improvements to the PIV method and experimentally demonstrate its effectiveness with a fabricated MOS-HFET device. While AlGaN/GaN substrates are used for this work, Table I at 1 MHz and 10 KHz. Also shown in green is the simulated curve for the MOS-HFET, with a barrier that includes an additional thin AlN layer. An exponential trap distribution was used, with the form D it = 1.6 × 10 14 exp(−E T /0.5), where E T is trap depth in electronvolt.
the conclusions are easily translated to the InAlN/GaN system as well.
II. BACKGROUND
A. Fabrication Flow
MOS-HFET devices were fabricated on Ga-face AlGaN/GaN on SiC substrate samples with details specified in [16] . A 7-nm HfAlO dielectric deposited by thermal atomic layer deposition was used as both the gate and passivation dielectric. The dielectric also received a postdeposition anneal at 600°C for 60 s in a rapid thermal anneal furnace in N 2 ambient. TaN capped with tungsten deposited by RF sputtering was used as the gate metal. Subsequent IV and CV characterization was used for calibrating simulated curves, described in Section II-B. Fig. 1 shows a cross-sectional view of the final device structure with a gate length of 9 μm and gate width of 104 μm.
B. Simulation Framework
The MOS-HFET device structure in Fig. 1 was simulated with Synopsys Sentaurus. Fixed charge sheets of opposite polarities (±1.154 × 10 13 cm −2 ) were used on either side of the AlGaN barrier to emulate the polarization charges. For ease of convergence, quantization and tunneling models were disabled and simple fermi-dirac statistics were used. A total donor trap concentration of 5.24 × 10 13 cm −2 is placed at the HfAlO/AlGaN interface to match the threshold voltage (V T = −7.8 V) extracted from the dc I D -V G curve measured for the device, shown in Fig. 2(a) . Fig. 2(b) shows good agreement between measured and simulated CV curves at the first CV step, near V T . We also observe a shift of the second CV step toward more negative voltages with lower ac frequencies. All the parameters used for the simulations are listed out in Table I .
The value of the dielectric capacitance (C ox ), extracted at positive gate voltages corresponding to electron accumulation at the interface, is underestimated by 15%. This has been experimentally observed before in other III-V material systems as well [14] and is attributed to the low conduction band density of states in GaN and AlGaN compared with traditional Si. Errors in trap extraction due to the error in C ox estimation can be minimized by extracting the C ox from the accumulation or inversion capacitance on Si.
At gate voltages below V T , traps at the dielectric/AlGaN interface are typically unoccupied. Since acceptor traps are neutral when unoccupied, their presence is expected to have a negligible impact on V T . In contrast, unoccupied donor traps act as positive charge, thereby shifting the V T in the negative direction, as shown in Fig. 2(a) . Since donor traps alone were found to sufficiently describe the IV and CV characteristics near both the CV steps, acceptor traps have not been considered in this paper. Regardless, since all the trap extraction methods considered here cannot distinguish between donor and acceptor traps, acceptor traps are expected to follow similar trends in measurement error as donor traps.
Most commercially available AlGaN/GaN substrates have an additional thin AlN layer at the AlGaN/GaN interface to increase 2-DEG concentration and confinement and reduce interface alloy scattering [17] , [18] . Although this improves the channel current flowing laterally at the AlN/GaN interface, it is found to significantly reduce the gate leakage, in HFETs, due to the high conduction band offset of the AlN [24] . In a MOS-HFET, this can result in a significantly higher resistance seen by the electrons trapping/detrapping vertically from the dielectric/AlGaN interface and through the barrier, thereby altering the observed CV or GV characteristics. This is seen in Fig. 2 (b) and investigated in depth in Section II-C. A realistic simulation of the phenomenon requires the inclusion of tunneling models to accurately predict this barrier resistance for a given AlN layer thickness. However, since this paper is a first-order attempt at investigating the effect of the MOS-HFET structure on the efficacy of interface trap characterization methods, tunneling models have not been included. Hence, in simulations that include the AlN layer, the total barrier resistance is dominated by the high Schottky barrier on either side, and is therefore very large. The total barrier thickness was kept unchanged to ensure a constant barrier capacitance, C B , throughout this paper.
It is evident in Fig. 2 (b) that the presence of the AlN layer can potentially significantly reduce the apparent accumulation capacitance. The matching at the second CV step in Fig. 2 (b) can be further improved by employing a more sophisticated trap distribution in the simulation, closer to the measured distribution, as will be discussed in Section IV.
It is to be noted here that rapid variations in interface trap density and trap capture cross section are known to affect the accuracy of CV-and GV-based trap measurement techniques [13] , [19] , [20] . However, in this paper, we focus on traps at a single energy level or uniformly distributed, along with a constant capture cross section, to simplify the analysis of the effect of the MOS-HFET structure on trap estimation.
C. Equivalent Small-Signal Circuit Model
An equivalent small-signal circuit model, shown in Fig. 3 , was developed for the AlGaN/GaN system based on the theory formulated in [13] . The circuit includes two paths: 1) the capacitive path and 2) the trapped charge path. For simplicity, all the circuit models are derived for traps at a single energy level, E T below E C (E T > 0), with a characteristic response time given by
where σ is the trap capture cross section, v th is the electron thermal velocity, and N C is the density of states in the AlGaN E C . The capacitance contribution due to trapped charge is given by C it = q D it , where D it is the density of traps. The resistance contribution due to trapped charge, R it , is derived from the characteristic response time as R it = τ /C it [11] , [13] . Depending on the growth parameters, the barrier may also add an additional R-C impedance to the de-trapping electron path [11] . The resistance across the barrier, R B , is negligible when the bulk AlGaN mobility is high and there is no AlN layer. However, in reality, it can be significantly higher, especially when the barrier includes an AlN layer. In addition, while the parallel R-C impedance is expected to be a distributed R-C network, the circuit shown in Figs. 3 and 4(a) is a simplification. Fig. 4 shows reductions of the equivalent circuit into various representations, used for extracting the trap density. C P and G P in Fig. 4(b) are the equivalent capacitance and conductance of the semiconductor. When R B → 0, they are expressed by (2) , which are the same as those derived for the n-Si MOS capacitor under depletion [13] . The same is modified to (3) for a continuous trap distribution [13] 2 (2)
When R B → ∞, a factor α = C B /(C it + C B ) is introduced to express C P and G P as
Comparing the expressions for capacitance in (2) and (4), at high C it , C p,∞ < C p,0 , as has been observed in Fig. 2(b) at the second step in the simulated CV curves comparing MOS-HFETs with and without an additional AlN layer. Fig. 4(c) represents the simplified equivalent circuit of the device during a CV or GV measurement. The equivalent semiconductor capacitance and conductance, C P and G P , can be extracted from the measured capacitance and conductance, C m and G m , using (5)
(5b) 
III. THEORETICAL COMPARISON OF INTERFACE TRAP CHARACTERIZATION METHODS
Three popular methods for characterizing interface traps were investigated. The use of frequency dependence of CV curves for D it extraction has been demonstrated in [9] and [11] . Interface trap characterization using the frequency and amplitude of conductance peaks is very popular in Si MOS characterization and has been used with AlGaN/GaN MOS-HFETs in [7] , [8] and [10] . The use of PIV measurements for trap characterization has also been demonstrated in [16] . In this section, equivalent small-signal circuit models derived in Section II-C are used to predict accuracy limitations for the methods using CV and GV measurements. For each method, simulations of the appropriate trap extraction measurements are also performed to confirm the predicted trends. A comparison between the trap concentrations set at the dielectric/AlGaN interface and the value extracted from the measurement simulation is used as an indicator of the accuracy expected from each method. Note that, in this section, the terms measurement or measured refer to the simulation of the measurement, unless specifically stated to be an experimental measurement.
A. Conductance Method
The conductance method is a very popular technique for traps characterization, especially with Si MOS [13] . This is because the peak value and peak frequency extracted from the fits of the conductance peaks with (2) or (3) can be directly used to calculate C it and τ , and consequently D it and E T . This works well for the GaN MOS-HFET system also, but only if R B → 0. In reality, the value of R B is higher, especially when there is an AlN layer sandwiched between the GaN and AlGaN. Therefore, in most situations, there is potentially a gross underestimation of D it , unless it is corrected for. Fig. 5 shows the effect of R B on the frequency location and value of the conductance peak. For any given D it with a certain characteristic time constant, two peaks are observed: 1) the main peak corresponding to the interface traps at the dielectric/AlGaN interface and 2) the other, an artifact due to the presence of C B in the trapped charge path shown in Fig. 4(a) . In cases of high R B , the main peak of interest may well be pushed beyond the measurement frequency. As a result, the value of the secondary peak could be misinterpreted as a constant D it of C B /q. Fig. 6(a) shows a contour plot of the extracted D it using the highest conductance peak in the measurement range of 1 Hz-1 MHz for a trap time constant of τ = 10 −4 s. It is evident here that as R B increases to large values, for a device with large D it , the extracted D it saturates at C B /q, resulting in a large error of almost three orders of magnitude. Fig. 6(b) shows a contour plot of the error in extracted trap response time, τ , indicating a wide swing of around three orders of magnitude in both faster and slower directions. The faster and slower time constants correspond to the secondary and the main peak, respectively.
Simulations of the MOS-HFET device were performed with/without the AlN layer, representing the limiting cases R B → ∞ or 0, respectively. Different trap concentrations uniformly distributed over the bandgap were placed at the dielectric/AlGaN interface and the conductance method was Fig. 2(b) , for the capacitance method of extracting interface trap density. Note that C floor is the total capacitance of an ideal trap free dielectric-barrier gate-stack. used, with fits to (3), to estimate the trap density, D it,estimated , and the trap time constant, τ estimated . In the absence of the AlN layer, there is negligible error in estimation of the trap parameters (Figs. 7a and 7c) . In contrast, with the introduction of the AlN layer, D it,estimated is never above C B /q (Fig. 7b) . The trap time constant is also severely underestimated by three orders of magnitude at high D it (Fig. 7d) . Thus, the equivalent circuit model has been able to successfully predict the trends in error derived from the simulations for the two limiting cases of R B .
B. Capacitance Method
The use of the CV for trap estimation was proposed in [9] - [11] to avoid the error in the conductance arising out of interference from a finite and unknown R B . This method is shown in Fig. 8 and involves the use of the gate voltage shift, V f , with measurement frequency, f m , of the second CV step to estimate D it . We assume that only traps near the Fermi level with a response time, τ m , below 1/ f m can respond to the ac measurement signal. Hence, the second CV step starts rising at a gate voltage that produces sufficient band bending to bring the traps with response time, τ = τ m , to the Fermi level. From (1), interface traps in the energy range E T can be probed by two measurement frequencies, f 1 and f 2 , such that
The total charge at the interface corresponding to this energy range is Q it = D it · E T . Using electrostatic equations, this charge can also be expressed in terms of V f as (7a), with which D it can be estimated as in (7b) MOS-HFET simulations confirmed that although the introduction of an AlN layer affects the value of the accumulation capacitance at the second CV step in Fig. 2(b) , the position of the step is relatively unaffected. Hence, the accuracy of this method is not impacted by the value of R B [ Fig. 9(a) ]. However, its efficacy critically hinges on the resolution of the CV measurement, as shown in Fig. 8 . An accurate extraction of V f requires a noise-free measurement of a capacitance increase, C detect , which is to be chosen to be lower than the capacitance corresponding to the traps, C T ,max . Further, the gate voltage sweep resolution, V G,RES , should be low enough, such that V f > V G,RES . Finally, E T depends on the measurement frequency step, according to (6) . Fig. 9(b) shows the error in D it extraction using (7b) for different values of V G,RES , with the circuit model described in Fig. 4(a) . The measurement frequencies were chosen to be 1 and 2 KHz, as an example. It is evident from Fig. 9(b) that the minimum detectable trap density reduces with a reduction in V G,RES . In addition, for any given D it , the resolution of trap density estimation improves as well.
C. Pulsed-IV Method
We have previously demonstrated the use of PIV for interface and border trap density characterization [16] . This method, shown in Fig. 10 , takes advantage of the fact that the MOS-HFETs conducting channel is separated from the traps at the dielectric/AlGaN interface. During a negative gate voltage sweep, change in the interface charge density, n it , by the addition of positively charged unoccupied traps above the Fermi level or the reduction of negatively charged acceptor traps below the Fermi level affects the threshold voltage of the device. Thus, by keeping track of the device V T over a quiescent gate voltage (V G,Q ) sweep, the trap density can be conveniently back calculated as
A PIV system can be used to perform a quiescent gate voltage sweep with quick and short perturbations to a fixed voltage, V ON . By making the perturbation quicker than the Also shown is the sequence of applied pulses over time to measure the channel current at a fixed voltage V ON , the band diagram for which is shown in red. response time of the interface traps, a measurement of the channel conductance at low V DS , G G , during the perturbation can be used to track the changing V T , and the rate of change of interface charge, n it , as given by (9) . Here, C floor is the total capacitance of the ideal trap-free dielectric-barrier gate-stack. The trap density, D it , can be subsequently calculated by multiplying n it by the rate of band bending,
Note here that the G G measurement only reflects the occupancy of traps having emission/capture time longer than the sampling time. In addition, choosing V ON to be lower than V GQ , or a large negative value, ensures that emission is the dominant process. This is because trap capture time (τ c = 1/σ v th n) becomes long through a reduction in the free electron density, n, at the dielectric/AlGaN interface.
PIV simulations of the MOS-HFET device were performed with different magnitudes of trap density uniformly distributed in energy. Fig. 11(a) shows minimal error in estimated D it , using this method, for both the cases with/without the presence of the AlN barrier.
The channel resistance, R G , used in (9) (R G = 1/G G ), is calculated from the measured source-drain resistance, R SD , by subtracting the series resistance, R S . This series resistance is a combination of the resistances due to the ohmic contacts and the access regions. In calculating n it , using (9), the correct estimation of the channel mobility, μ, and R S , is therefore very critical. Both μ and R S can be extracted using a fit of the transistor I D -V G characteristics to (11a), as shown in [16] . Errors can appear in this process due to the interference of high density of interface traps in the I D -V G characteristics. For any given source-drain resistance, R SD , calculated from the I D -V G sweep, an overestimation of R S by d R S results in an overestimation of μ by dμ, according to (11b) Fig. 11(b) shows a plot of the error in D it estimation over different values of R G and estimated R S . The error in estimated mobility has been calculated using (11b). A trivial observation from the plot is that if R S is accurately estimated, D it is also always accurately estimated, along the x = 0 line. For R G < R S,actual , D it can potentially be under/overestimated. For higher values of R G , the error is small and relatively insensitive to errors in R S estimation. Therefore, if it is ensured that the channel resistance during the V ON pulse is higher than R S throughout the quiescent gate voltage sweep, one can simply assume R S = 0 and extract μ using the peak transconductance method shown in [16] .
It is important to note that the PIV method, as explained here, cannot distinguish between traps located at different spatial positions in the gate-stack. It is assumed that the GaN substrate is defect-free and that the trap density at the dielectric/barrier interface is much higher than in the barrier.
D. Summary
Table II summarizes the pros and cons of each method discussed in Sections III-A-III-C. The conductance method has a severely low upper limit of detection (C B /q) of interface traps when the barrier resistance is significant. While the capacitance method is relatively unaffected by the barrier resistance, it has a high lower limit of detection determined by the resolution of the voltage sweep. In contrast, the PIV method is expected to be accurate over a wide range of trap densities, irrespective of the barrier resistance.
While the conductance and capacitance techniques have been used only for shallow traps, the PIV method has been demonstrated for detecting deep traps as well [16] .
Regardless, as highlighted in [16] , the PIV technique has to be used in conjunction with the conductance technique to estimate D it as a function of E T , instead of V G . Although the conductance method can significantly underestimate the response time, τ , it creates only a small shift in estimated E T , according to (1) . Therefore, a combination of the PIV technique for D it estimation and the conductance method for E T estimation is suggested for accurate interface trap characterization. This combination has been demonstrated in [16] and significant improvements to the same are proposed in Section IV.
IV. EXPERIMENTAL DEMONSTRATION OF ACCURATE INTERFACE TRAP CHARACTERIZATION
PIV measurements were performed on the fabricated MOS-HFET device with the quiescent gate voltage sweeps from positive to negative voltages. To minimize the error associated with the series resistance, three different ON voltage ranges were chosen to ensure that the channel resistance was higher than the series resistance. UV irradiation and elevated temperature at 200°C were used to improve the efficiency of electron detrapping and ensure a faster attainment of quasisteady state. The use of UV especially helps detrapping of electrons from deep traps and prevents them from acting as fixed charge over the timescales of the sweep. The results of the measurement are shown in Fig. 12 . The peak transconductance from the measured I D -V G curve in Fig. 2(a) was used to estimate the channel mobility, assuming R S = 0. This was subsequently used in (9) to estimate trap density n it , shown in Fig. 13(a) .
The rate of band bending, dV G,Q /d E T can be evaluated using the estimated n it in (10) . But, at high D it , error in n it can significantly amplify the error in dV G,Q /d E T . Therefore, the use of (10) was restricted to more negative gate voltages with n it below 40% of C ox /q. The conductance method was used to estimate E T and dV G,Q /d E T for shallow energies. To obtain a continuous and differentiable relation between E T and V G,Q , a linear interpolation of the band bending rate was performed over the intermediate region. Subsequently, the E T -V G,Q relation was reconstructed, as shown in Fig. 13(b) . The results in Fig. 13(a) and (b) were combined to obtain the final trap density plot over the trap depth, E T , as shown in Fig. 14(a) . It is evident here that the exclusive use of conductance method grossly underestimated the trap density and is hence, unreliable.
For a given estimated trap density, Fig. 14(b) demonstrates a reasonable adherence of the estimated band bending rate to the theoretically expected value predicted by (10) . This is a critical indicator to the success of this method at accurately characterizing interface traps.
V. CONCLUSION
While conductance (GV) and capacitance (CV) methods have been used with GaN MOS-HFET devices for characterization of traps at the interface between the dielectric and the barrier material, these methods are limited in their scope. Due to the presence of a thin AlN layer between the barrier and GaN or the substrate growth parameters, the barrier can offer a resistive path to the trapped electrons. Under such circumstances, the conductance method can severely underestimate the trap density, especially in devices with a high D it . The exclusive use of CV sweeps for trap density estimation is relatively immune to interference from the barrier resistance.
However, both the resolution and the lower detection limit of the method are limited by the resolution of the CV sweep. In addition, both the methods are developed only for probing shallow energy depths and are, therefore, insufficient for describing interface traps spread across the wide bandgap of the barrier material.
We demonstrated the use of PIV for both shallow and deep trap characterization in [16] and proposed improvements in this paper. This method was found to be immune to issues of barrier resistance and applicable over a wide range of trap density values. A combination of this method along with the conductance method was experimentally demonstrated for interface trap characterization of an AlGaN/GaN MOS-HFET with HfAlO gate dielectric. A good match between the estimated band bending and the theoretically predicted values, accounting for interface traps, confirms a superior accuracy of this method over the exclusive use of CV or GV methods.
